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Figure 2. Operation sequence for each register. It is required
to keep a balance between the memory access cycle and the
execution cycle to achieve 100% efficiency.
Abstract - We have designed an FFT processor based on the 
2-stage cached-memory architecture, which integrates 552,000
transistors within an area of 2.8 x 2.8 mm
2 with CMOS 0.35µm 
triple-layer-metal process. This processor can execute a
512-point, 36-bit-complex fixed-point data format, 
1-dimensonal FFT in 23.2 µsec and a 2-dimensional one in only
23.8 msec at 133MHz operation. We have measured this 
processor consumes 439.6mW at 3.3V, 100MHz operation. 
I Introduction 
The fast Fourier transform (FFT) transmutes a set of data
from the time domain to the frequency domain or vice versa.
Since it saves a substantial amount of computation over the
conventional discrete Fourier transform (DFT) methods [1],
the FFT is widely used in various signal processing. Though
early implementations of the FFT algorithms have been
mainly in software running on general-purpose computers
[2], with increasing demands for high-speed signal
processing, the efficient hardware implementation of FFT
processors is an important key to develop many future
generations of advanced multi-dimensional digital signal and
image processing systems.
This paper describes a small-area, high-performance
512-point FFT processor using both the cached-memory
architecture (CMA) and the double buffer structure. The
CMA makes it possible to significantly reduce the hardware
resource of the computation element as compared to the 
single-memory or dual-memory architecture, even though
the radix number is high. Utilizing the 2-stage CMA based
on the double buffer structure, a high-performance, multi-
dimensional FFT is achieved.
II. Architectural Features
A. The  Cached-Memory Architecture
Figure 1 shows the system block diagram using the CMA.
This is similar to the single-memory architecture except that
a small cache memory consisting of a pair of registers
resides between the computation element and the main
memory. Preparing a pair of registers enables hiding the
memory access cycle behind the computation cycle shown in
Fig. 2. A tightly-coupled processor-cache pair increases the
effective bandwidth to the main memory, so that once
2
n-word data is fetched to the cache, the processor need not
access the main memory during the radix-2
n execution.
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Figure 3. Dataflow diagram of the 8-word group
B. Radix-2
3 Computation Element
In the radix-2 FFT algorithm, an 8-word transformation
must be done by 4-row x 3-column butterfly operations
shown in Fig. 3(a). Since the butterfly execution unit
composed of a complex multiplier, adder and subtracter is 
huge, it is very important to reuse the computation resources
in order to shrink the size of the chip. To achieve this, we
have developed the resource-saving multi-datapath radix-2
3
computation element (RM-R2
3CE) as shown in Fig. 4.
Since each column is composed of 4 independent
butterflies and data flows in a consistent pattern in the
8-word groups throughout the entire 512-word transform,
this symmetry and regularity enable to divide the normal
8-word computation into 3 passes shown in Fig. 3(b). Each
pass is cyclically processed by a single RM-R2
3CE
consisting of 4 radix-2 butterfly units. Using the RM-R2
3CE,
all of the communication is concentrated into the inter-
mediate step and each signal is easily sorted and stored into 
the register which is the closest to the following butterfly
unit by changing the address of the data stored in the cache
one after the other. In this manner, RM-R2
3CE can reduce
the processor area down to 1/3 and the interconnect area 
down to half without any penalties in delay.
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C. 2-Stage Cached-Memory Architecture
The double buffer structure is employed to execute both
FFT and data transfer with off-chip memory simultaneously
as shown in Fig. 5. It indicates that no overhead exists
between consecutive 1-dimensional FFTs because the
memory access time is concealed behind the execution time. 
On the other hand, the processor must be stalled and forced
to wait for data in the original CMA without the double
buffer structure. This is important for the high-speed and
small-area 2-dimensional FFT processor where a series of
1-dimensional FFTs must be executed.
The dual-port SRAM is sometimes used to increase the
datapath width by pipeline FFT processors. Since dual-port
SRAM occupies about double the area as compared to the
single-port SRAM, it is difficult to adopt the double buffer
structure. However the CMA with RM-R2
3CE can achieve
100% efficiency even with the single-port SRAM
configuration. It suggests that the combination of the CMA,
RM-R2
3CE and double buffer structure is extremely well 
suited to the 2-stage CMA.
III. Chip Design and Conclusions 
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Figure 6 shows the die photo of the specially designed
2-stage CMA FFT processor using RM-R2
3CE. This
processor has been designed with 0.35µm, 3-layer CMOS
technology and occupies an area of only 7.84mm
2.
Table I shows the key features of the 2-stage CMA FFT
processor in comparison with the previous works [3],[4].
This table shows that our proposed FFT processor is
superior in terms of the datapath width, the 2-dimensional
FFT calculation speed, and especially the area of the silicon
even though the difference in technology is taken into
account. In this table, we assume constant throughput in the
performance estimation. We have measured this FFT proces-
TABLE I  Key features of the proposed FFT processor 
Proposed Spiffee[3] NTT LSI 
Lab.[4]
Technology 0.35µm 0.7µm
(Lpoly=0.6µm) 0.8µm
Number of
Transistors
Logic : 192k 
SRAM : 360k 
Total : 552k 
460k 380k
Datapath Width
36x8-bit
fixed point
20-bit
fixed point
24-bit
floating
Area 7.84 mm
2 49 mm
2 134 mm
2
Clock Freq. 133MHz 173MHz 40MHz
512-point FFT 23.2µsec (estimated)
14µsec
(estimated)
62µsec
512x512-point
2-D FFT
㧙FSB=66MHz 23.8msec
(estimated)
30msec
(estimated)
>63msec
sor and confirmed the correct behavior. The power con-
sumption of the proposed processor is 439.6mW at 3.3V,
100MHz which is as small as the other processors [3]-[6]
specific to only 1-dimensional FFT and smaller than [7]
which is for 2-dimensional convolution as shown in Fig. 7.
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